首页> 外文期刊>IEEE Electron Device Letters >A Novel Self-Aligned Offset-Gated Polysilicon TFT Using High-k Dielectric Spacers
【24h】

A Novel Self-Aligned Offset-Gated Polysilicon TFT Using High-k Dielectric Spacers

机译:利用高k介电间隔物的新型自对准偏置栅多晶硅TFT

获取原文
获取原文并翻译 | 示例

摘要

In this letter, a novel self-aligned offset-gated Poly-Si thin-film transistor (TFT) using high-k dielectric Hafnium oxide (HfO{sub}2) spacers is proposed and demonstrated. The HfO{sub}2 film is deposited by magnetron sputter deposition, and the HfO{sub}2 spacers are formed by reactive ion etching. The permittivity of the deposited HfO{sub}2 is approximately 20. Experimental results show that with the high vertical field induced underneath the high-k spacers, an inversion layer is formed, and it effectively increases the on-state current while still maintaining a low leakage current in the off-state, compared to the conventional lightly doped drain or oxide spacer TFTs. The on-state current in the offset-gated Poly-Si TFT using the HfO{sub}2 spacers is approximately two times higher than that of the conventional oxide spacer TFT.
机译:在这封信中,提出并证明了一种使用高k电介质氧化oxide(HfO {sub} 2)隔离层的新型自对准偏置栅多晶硅薄膜晶体管(TFT)。通过磁控溅射沉积来沉积HfO {sub} 2膜,并通过反应性离子蚀刻来形成HfO {sub} 2隔离层。沉积的HfO {sub} 2的介电常数大约为20。实验结果表明,在高k间隔物下方感应出高垂直场的情况下,形成了一个反型层,该反型层有效地增加了导通电流,同时仍保持了与传统的轻掺杂漏极或氧化物间隔层TFT相比,在截止状态下的漏电流低。使用HfO {sub} 2隔离层的偏置门控多晶硅TFT的通态电流大约是传统氧化物隔离层TFT的两倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号