首页> 外文期刊>IEEE Transactions on Circuits and Systems. II >A formal technique for hardware interface design
【24h】

A formal technique for hardware interface design

机译:硬件接口设计的一种正式技术

获取原文
获取原文并翻译 | 示例
           

摘要

In this paper, we consider the problem of hardware interface design in a codesign approach for real-time digital signal processing (DSP) applications. We refer to the hardware component as ASICS (Applied Specific Integrated Circuits) and the software component as processors. We describe a formal technique to communication synthesis starting from hardware I/O transfer sequences computed by a high level synthesis tool, like GAUT. The original nature of our work is the fact that a communication interface is generated at the same time as the hardware module which leads to better performance and optimization and ensures communication data coherency. Our design strategy starts from the hardware I/O transfer sequences computed by GAUT. It incorporates some interface specification (I/O transfer order, timing constraints) obtained by any cosynthesis tool. The proposed allocation procedure of necessary storage components needed for data communication between hardware-software components assigns for each I/O data a time interval at which its transfer could occur. As an illustration, we present a mixed implementation of the GMDF alpha algorithm, an adaptive filter well suited to acoustic echo cancellation, on both ASIC and TS320C40 DSP.
机译:在本文中,我们考虑了用于实时数字信号处理(DSP)应用程序的代码设计方法中的硬件接口设计问题。我们将硬件组件称为ASICS(专用集成电路),将软件组件称为处理器。我们描述了一种正式的通信综合技术,该技术从由高级综合工具(如GAUT)计算出的硬件I / O传输序列开始。我们工作的原始本性是这样一个事实,即与硬件模块同时生成通信接口,从而导致更好的性能和优化,并确保通信数据的一致性。我们的设计策略从GAUT计算的硬件I / O传输序列开始。它并入了任何综合工具所获得的一些接口规范(I / O传输顺序,时序约束)。硬件软件组件之间进行数据通信所需的必要存储组件的建议分配过程为每个I / O数据分配了一个可能发生其传输的时间间隔。作为说明,我们在ASIC和TS320C40 DSP上展示了GMDF alpha算法的混合实现,该算法非常适合于声学回声消除。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号