首页> 外文期刊>IEEE Transactions on Electron Devices >Theoretical and experimental investigation of watt-level wafer scale integration microwave and millimeter-wave GaAs and AlGaAs frequency multipliers
【24h】

Theoretical and experimental investigation of watt-level wafer scale integration microwave and millimeter-wave GaAs and AlGaAs frequency multipliers

机译:瓦特级晶片级集成微波和毫米波GaAs和AlGaAs倍频器的理论和实验研究

获取原文
获取原文并翻译 | 示例

摘要

Summary form only given. The development of wafer-level integration of barrier structure devices for high-power high-frequency applications is considered. The nonlinear capacitance of these semiconductor barrier devices was exploited to produce harmonic frequencies for use as millimeter-wave solid-state frequency multiplication sources. A back-to-back configuration was used in the monolithic planar integration of barrier structure devices to provide highly efficient odd harmonic multiplication. Both tripler and quintupler configurations of these barrier devices were constructed to obtain a higher output frequency from stable low-frequency power sources. The efficiency of BIN (barrier-intrinsic-n/sup +/) diode frequency triplers and quintuplers was determined from C-V data using a large-signal multiplier analysis program to predict the performance of these barrier-structure multipliers. The model developed by R.J. Hwu et al. (1988) was extended and combined with a large-signal multiplier analysis to optimize the device structure and pumping conditions. For low-temperature operation, a large enhancement is seen in the efficiency resulting from the increased steepness of the C-V curve. High multiplication efficiencies (22%) can be attained even at very low input power levels (2 mW per device element) from the experimental device, which has a cutoff frequency of 600 GHz. AlGaAs/GaAs heterojunction structures were also studied as highly efficient multiplication devices.
机译:仅提供摘要表格。考虑开发用于大功率高频应用的势垒结构器件的晶圆级集成。利用这些半导体势垒器件的非线性电容来产生谐波频率,以用作毫米波固态倍频源。背对背配置用于势垒结构器件的单片平面集成中,以提供高效的奇次谐波乘法。这些屏障设备的三重和五重配置都可以从稳定的低频电源获得更高的输出频率。使用大信号乘法器分析程序从C-V数据确定BIN(势垒本征n / sup + /)二极管频率三倍频器和五倍频器的效率,以预测这些势垒结构乘法器的性能。 R.J. Hwu等。 (1988)进行了扩展,并与大信号乘数分析相结合来优化设备结构和泵浦条件。对于低温操作,由于C-V曲线的陡度增加,效率得到了很大的提高。即使来自截止频率为600 GHz的实验设备,即使在非常低的输入功率电平(每个设备元件2 mW)下,也可以获得高倍增效率(22%)。还研究了AlGaAs / GaAs异质结结构作为高效的乘法器件。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号