首页> 外文期刊>Electron Devices, IEEE Transactions on >Electrical Degradation and Recovery of Low-Temperature Polycrystalline Silicon Thin-Film Transistors in Polycrystalline Silicon Plasma Process
【24h】

Electrical Degradation and Recovery of Low-Temperature Polycrystalline Silicon Thin-Film Transistors in Polycrystalline Silicon Plasma Process

机译:多晶硅等离子体工艺中低温多晶硅薄膜晶体管的电降解和恢复

获取原文
获取原文并翻译 | 示例
           

摘要

The plasma-process-induced damage (PPID) of low-temperature polycrystalline silicon (poly-Si) thin-film transistors (TFTs) during the etching of the poly-Si film was investigated in this paper. The results reveal the relationship between the device degradation and the PPID during TFT liquid-crystal-display fabrication. This degradation is caused in part by the damage at the edge of the poly-Si film in plasma exposure. The trapped-state densities $N_{rm trap}$ are measured to clarify the relationship between instability and plasma etching damages. The plasma-process condition substantially affects the PPID of the poly-Si etching process. The main mechanism is the generation of charge trapping states at the poly-Si grain boundary in the damaged edge of the TFT channel active region. The electrical recovery from the plasma damage is also studied with various postetching treatments. Hydrogen-base plasma treatment and laser anneal process are revealed to improve the device characteristics due to reduction of charge trapping states.
机译:本文研究了多晶硅薄膜刻蚀过程中低温多晶硅薄膜晶体管的等离子体工艺引起的损伤(PPID)。结果揭示了在TFT液晶显示器制造过程中器件退化与PPID之间的关系。这种劣化部分是由于等离子体暴露中多晶硅膜边缘的损坏引起的。测量俘获态密度$ N_ {rm trap} $以阐明不稳定性与等离子体蚀刻损伤之间的关系。等离子体工艺条件实质上影响了多晶硅蚀刻工艺的PPID。主要机理是在TFT沟道有源区的受损边缘中的多晶硅晶界处产生电荷俘获态。还通过各种后蚀刻处理研究了从等离子体损伤中恢复电的方法。由于减少了电荷俘获状态,氢基等离子体处理和激光退火工艺可以改善器件特性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号