首页> 外文期刊>IEEE Transactions on Electron Devices >Fabrication, Characterization, and Analysis of Ge/GeSn Heterojunction p-Type Tunnel Transistors
【24h】

Fabrication, Characterization, and Analysis of Ge/GeSn Heterojunction p-Type Tunnel Transistors

机译:Ge / GeSn异质结p型隧道晶体管的制备,表征和分析

获取原文
获取原文并翻译 | 示例

摘要

We present a detailed study on fabrication and characterization of Ge/GeSn heterojunction p-type tunnel-field-effect-transistors (TFETs). Critical process modules as high-k stack and p-i-n diodes are addressed individually. As a result an ultrathin equivalent oxide thickness of 0.84 nm with an accumulation capacitance of /cm was achieved on an extremely scaled tri-layer stack of GeSnO/AlO/HfO deposited by atomic-layer deposition monitored in situ by spectroscopic ellipsometry. Combining these process modules, Ge/GeSn heterojunction pTFETs are fabricated and characterized to demonstrate the best in-class pTFET performance in the GeSn material system. The transfer characteristics of the TFETs show signatures of the trap-assisted thermal generation in the subthreshold regime which is explained by a modified Shockley–Read–Hall model. For the ON-state current, we used band-to-band tunneling models calculated using parameters from the density functional theory. We then use the calibrated model to project performance of GeSn pTFETs with increased Sn content (lower bandgap), reduced trap density and ultrathin body geometry. Both experimental and projected results are benchmarked against state-of-the art III–V (e.g., InGa/GaAsSb) pTFETs. We demonstrate the ability of GeSn to achieve superior performance with both high ON-current and sub-60mV/decade switching benefiting from the small and direct bandgap for higher Sn contents.
机译:我们目前对Ge / GeSn异质结p型隧道场效应晶体管(TFET)的制造和表征进行详细研究。关键的处理模块,例如高k堆栈和p-i-n二极管,将单独解决。结果,在通过原子光谱沉积通过光谱椭圆偏振法原位监测的极大规模的GeSnO / AlO / HfO三层堆叠体上,获得了0.84 nm的超薄等效氧化物厚度和/ cm的累积电容。结合这些工艺模​​块,制造并表征了Ge / GeSn异质结pTFET,以证明其在GeSn材料系统中具有最佳的同类pTFET性能。 TFET的传输特性在亚阈值范围内显示了陷阱辅助热生成的特征,这可以通过修改后的Shockley-Read-Hall模型来解释。对于导通状态电流,我们使用了带对带隧穿模型,该模型是根据密度泛函理论的参数计算得出的。然后,我们使用校准后的模型来预测GeSn pTFET的性能,其中Sn含量增加(带隙降低),陷阱密度降低,并且体形超薄。实验结果和预计结果均以最新的III–V(例如InGa / GaAsSb)pTFET为基准。我们证明了由于高锡含量的小而直接的带隙,GeSn能够在高导通电流和60mV /十倍以下开关的同时实现优异的性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号