首页> 外文期刊>IEEE Transactions on Electron Devices >Characteristics of Stacked Gate-All-Around Si Nanosheet MOSFETs With Metal Sidewall Source/Drain and Their Impacts on CMOS Circuit Properties
【24h】

Characteristics of Stacked Gate-All-Around Si Nanosheet MOSFETs With Metal Sidewall Source/Drain and Their Impacts on CMOS Circuit Properties

机译:带金属侧壁源/排水的堆叠门 - 全面Si纳米片MOSFET的特点及其对CMOS电路特性的影响

获取原文
获取原文并翻译 | 示例

摘要

In this brief, we computationally examine electrical characteristics of stacked gate-all-around Si nanosheet MOSFETs (GAA NS-FETs) with and without metal sidewall (MSW) source/drain (S/D) by increasing the number of channels (NCs) and their impacts on digital circuits. The ON-current (I-ON) and circuit performances of the NS-FETs without the MSW S/D are limited to three channels due to the electrostatic potential decreasing from the top contacts to the bottom S/D side of NS-FETs; however, the MSW S/D can improve the I-on with increasing the NCs over three channels because of low resistivity of tungsten (5.6 x 10(-6) Omega.cm) in the sidewall of S/D and then the circuit performances can be boost by the MSW S/D structure of the stacked GAA NS-FETs over three channels. For example, up to six channels of the NS-FETs with the MSW S/D, the frequency of ring oscillator is 57% increase, compared with the case without MSW S/D. The results of this study can be considered to design the S/D structure of the stacked GAA NS-FETs in emerging device technologies.
机译:在这个简短,我们计算通过增加信道的数量检查叠栅全能的Si纳米片的MOSFET(GAA NS-FET)的具有和不具有金属侧壁(MSW)源极/漏极(S / d)的电特性(NCS)以及它们对数字电路的影响。对NS-FET的不MSW S / d的导通电流(I-ON)和电路的性能被限制为三个信道由于静电电位从顶部接触到NS-FET的底部S / d侧减小;然而,MSW S / d可以提高I-上超过因为在S / d的侧壁钨的低电阻率(5.6×10(-6)Omega.cm)的三个信道,然后将电路性能提高的NC可以是由层叠GAA NS-FET的静磁波信/ d结构升压超过三个通道。例如,NS-FET的与所述静磁波信/ d的多达六个通道,环形振荡器的频率是57%的增加,与没有MSW S / d的情况相比。本研究的结果可以被认为是设计堆叠GAA NS-FET的S / d结构在新兴设备的技术。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号