首页> 外文期刊>Electron Devices, IEEE Transactions on >Investigations on the Degradations of Double-Trench SiC Power MOSFETs Under Repetitive Avalanche Stress
【24h】

Investigations on the Degradations of Double-Trench SiC Power MOSFETs Under Repetitive Avalanche Stress

机译:重复雪崩应力下双沟道SiC功率MOSFET性能下降的研究

获取原文
获取原文并翻译 | 示例

摘要

The degradations of electrical parameters for double-trench silicon carbide (SiC) power metal-oxide-semiconductor field-effect transistors (MOSFETs) under repetitive avalanche stress are investigated in this paper. The injection of hot holes into the bottom oxide of the gate trench during avalanche process is demonstrated to be the dominant degradation mechanism, while the channel is rarely influenced by the stress. The injected holes attract extra electrons in the SiC layer along the SiC/SiO2interface, decreasing the ON-state drain–source resistance (${R}_{{dson}}$). Due to this reason, the threshold voltage (${V}_{{th}}$) of the device also reduces slightly. Moreover, other than static electrical parameters, dynamic characteristics including the gate–drain capacitance (${C}_{{gd}}$) and the switching characteristics of the device also degrade. After being stressed by repetitive avalanche stress, the depletion region beneath the bottom of the gate trench gets thinner, leading to the increase in${C}_{{gd}}$, which further influences the switching behaviors. The turn- ON and turn- OFF switching times of the device are calculated. It illustrates that the repetitive avalanche stress results in an obvious delay in the turn- OFF procedure, but hardly influences the turn- ON behaviors of the double-trench SiC MOSFET.
机译:研究了双沟道碳化硅(SiC)功率金属氧化物半导体场效应晶体管(MOSFET)在重复雪崩应力下的电学参数退化情况。已证明在雪崩过程中将热空穴注入栅沟槽的底部氧化物是主要的降解机理,而沟道几乎不受应力影响。注入的空穴沿着SiC / SiO n 2接口,降低了导通状态的漏-源电阻( n $ {R} _ {{dson}} $ n)。由于这个原因,阈值电压( n $ {V} _ {{th}} $ n)设备也略有减少。此外,除了静态电气参数外,动态特性还包括栅漏电容( n $ {C} _ {{gd}} $ n),并且设备的开关特性也会降低。在受到重复的雪崩应力作用后,栅极沟槽底部下方的耗尽区变得更薄,从而导致 n $ {C} _ {{gd}} $ n,这会进一步影响切换行为。计算设备的打开和关闭切换时间。它说明了重复的雪崩应力会导致关断过程明显延迟,但几乎不会影响双沟槽SiC MOSFET的导通行为。

著录项

  • 来源
    《Electron Devices, IEEE Transactions on》 |2019年第1期|546-552|共7页
  • 作者单位

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    School of Electronic Science and Engineering, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

    National ASIC System Engineering Research Center, Southeast University, Nanjing, China;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    Silicon carbide; MOSFET; Stress; Logic gates; Degradation; Reliability; Sun;

    机译:碳化硅;MOSFET;应力;逻辑门;退化;可靠性;Sun;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号