首页> 外文期刊>IEEE Electron Device Letters >Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide Thicknesses
【24h】

Cointegration of High-Performance Tied-Gate Three-Terminal FinFETs and Variable Threshold-Voltage Independent-Gate Four-Terminal FinFETs With Asymmetric Gate-Oxide Thicknesses

机译:具有不对称栅氧化层厚度的高性能束缚门三端FinFET和可变阈值电压独立门四端FinFET的协整

获取原文
获取原文并翻译 | 示例

摘要

Cointegration of titanium nitride (TiN)-gate high-performance tied-gate three-terminal FinFETs with symmetric gate-oxide thicknesses (tox1=tox2=1.7 nm) and variable threshold-voltage Vth independent-gate four-terminal (4T) FinFETs with asymmetric gate-oxide thicknesses (tox1=1.7 nm for the driving-gate-oxide, and tox2=3.4 or 7.0 nm for the control-gate-oxide) has been successfully developed using conventional reactive sputtering, two-step Si-fin and gate-oxide formation, and resist etch-back processes. A significantly improved subthreshold slope and an extremely low OFF-state current Ioff are experimentally confirmed in the asymmetric gate-oxide thickness 4T FinFETs by increasing the control-gate-oxide thickness to twice or more the driving-gate-oxide thickness. The developed techniques are attractive for high-performance and low-power FinFET very large-scale integration circuits
机译:具有对称栅极氧化层厚度(tox1 = tox2 = 1.7 nm)和可变阈值电压Vth独立栅极四端子(4T)的氮化钛(TiN)栅极高性能束缚栅极三端子FinFET与使用常规的反应溅射,两步硅鳍和栅已成功开发出不对称的栅氧化层厚度(驱动栅氧化层的tox1 = 1.7 nm,控制栅氧化层的tox2 = 3.4或7.0 nm) -氧化物形成,并抗回蚀工艺。通过将控制栅极氧化物的厚度增加到驱动栅极氧化物的厚度的两倍或更多,实验证明在非对称栅极氧化物厚度的4T FinFET中,亚阈值斜率显着改善,截止状态电流Ioff极低。先进的技术对高性能和低功耗FinFET超大规模集成电路具有吸引力

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号