机译:高吞吐量的容错AES架构
Shahid Bahonar Univ, Dept Elect Engn, Kerman, Iran;
Shahid Bahonar Univ, Dept Elect Engn, Kerman, Iran;
Shahid Rajaee Teacher Training Univ, Dept Elect Engn, Tehran, Iran|Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran;
error detection; cryptography; confidential information; cryptographic algorithms; malicious attacks; fault injection attack; effective attacks; private information; inexpensive requirement; advanced encryption standard; block cipher; critical applications; lightweight error detection architecture; parallel AES architecture; equivalent blocks; split each block; high-error detection rate; fault resilient AES architecture;
机译:AES样块CIPHERS的故障弹性S箱设计
机译:基于DataPath压缩的高吞吐量/门AES硬件架构
机译:FPGA和ASIC中的AES迭代和完全流水线的高吞吐量高效架构
机译:低吞吐量多核AES加密架构的低功耗实现
机译:一种用于实现AES 128算法的新型低功率架构,用于植入心脏装置
机译:AES密码系统的新型字节替换架构
机译:可编程高通量AES协处理器的架构设计功能