Experimental verification of row-by-row variable V/sub DD/ scheme reducing 95 active leakage power of SRAM''s

摘要

Low-power SRAM has become a critical component in recent VLSI systems. This paper reports an SRAM reducing 95% of active leakage power. The SRAM is successfully implemented and reliably measured for the first time, with self-aligned timing generation to