首页> 外文会议>China International Forum on Solid State Lighting >Novel designs of 4H-SiC trench gate metal-oxide-semiconductor field effect transistors (UMOSFETs) with low on-resistance
【24h】

Novel designs of 4H-SiC trench gate metal-oxide-semiconductor field effect transistors (UMOSFETs) with low on-resistance

机译:具有低导通电阻的4H-SiC沟槽栅极金属氧化物 - 氧化物半导体场效应晶体管(UMOSFET)的新颖设计

获取原文

摘要

In this paper novel 4H-SiC UMOSFETs structures with n-type wrapping region and superjunctions are proposed to reduce on-resistance while maintaining breakdown voltage. In the proposed 4H-SiC UMOSFETs structure an n-type region is created to wrap the p+ shielding region at the bottom of the trench gate. The on-resistances of the optimized 4H-SiC UMOSFETs and the conventional one are 2.31mΩ-cm2 and 3.56 mΩ-cm2 at VGS=15 V and VDS=10 V respectively. The on-resistance and the FOM (figure of merit = VBR2/Ron) improve by 35.1% and 37.3% respectively. By introducing a current spreading layer (CSL)the on-resistance of the optimized 4H-SiC UMOSFETs with superjunctions is 6.03mΩ-cm2 compared with 17.36 mΩ-cm2 for the conventional structure. The FOM of the optimized device with CSL is improved by 110.4% compared with the conventional one with same doping concentration.
机译:在本文中,提出了具有n型包装区域和超结的4H-SiC UMOSFET结构,以降低导通电阻,同时保持击穿电压。在所提出的4H-SiC UMOSFET结构中,产生n型区域以将P +屏蔽区域包裹在沟槽栅极的底部。优化的4H-SiC UMOSFET和传统的电阻分别在VGS = 15V和VDS = 10V的VGS = 15V和VDS = 10V的恒定的4H-SIC UMOSFET和传统的电阻。导通电阻和FOM(MERIT = VBR2 / RON)分别提高了35.1%和37.3%。通过引入电流扩展层(CSL),具有超级功能的优化的4H-SiC UMOSFET的导通电阻为6.03mΩ-cm2,而传统结构相比为17.36mΩ-cm2。与具有相同掺杂浓度相同掺杂浓度的常规液相比,具有CSL的优化装置的FOM得到提高110.4%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号