Simulation of the classical analog phase-locked loop based circuits

摘要

In this paper a short survey on the simulation of classical phase-locked loop based circuits (PLLs) is presented. Nonlinear models of PLLs with mixer/multiplier phase detector are considered. Computation of phase detector characteristics for non-harmonic and non-squarewave signals is discussed.