首页> 外文会议>e-Manufacturing Design Collaboration Symposium >Etch process optimization and electrical improvement in TiN hard mask ultra-low k interconnection
【24h】

Etch process optimization and electrical improvement in TiN hard mask ultra-low k interconnection

机译:蚀刻工艺优化和锡硬掩模超低K互连的电气改进

获取原文

摘要

▪ We have demonstrated the TiN hard mask etching process key nodes of M1 and dual-damascene applications. ▪ N2 IGI can help to clean out the polymer resides in the via chamfer. Movable gap is one of key nodes to tune the C-E uniformity. Decreasing cathode temperature would shrink the BCD of via. ▪ M1 and M2 trench BCD have excellent uniformity performance which are 1.3 nm and 1.8 nm of 3-sigma, respectively. ▪ N2/O2 post etch treatment can improve M1 trench electrical yield up to 14% compare to CO2 PET. ▪ The yield of the 1 million via chain with dual damascene etch process is over 97% after diluted HF solution clean. ▪ There is no obvious plasma damage on ULK film after etch process. ▪ AMAT Producer twin-chamber is capable to etch oxide wafers and TiN applications with O2 ICC and Cl2 ICC.
机译:▪我们已经展示了M1和双镶嵌应用的锡硬掩模蚀刻过程密钥节点。 ▪N 2 IGI可以帮助清除聚合物驻留在通孔倒角。可移动间隙是调整C-E均匀性的关键节点之一。降低阴极温度会缩小通孔的BCD。 ▪M1和M2沟槽BCD具有出色的均匀性能,分别为1.3nm和1.8nm的3秒形。 ▪N 2 / O 2 后蚀刻处理可以提高M1沟槽电源率高达14%,比较CO 2 PET。 ▪稀释的HF溶液清洁后,通过双镶嵌蚀刻工艺100万次通过双镶嵌蚀刻工艺的产量超过97%。 ▪蚀刻过程后ULK薄膜没有明显的血浆损伤。 ▪Amat生产者双室能够用O 2 ICC和CL 2 ICC蚀刻氧化硅和锡应用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号