首页> 外文会议>IEEE International Conference of Electron Devices and Solid-State Circuits >Optimization of N Content for High-k LaTiON Gate Dielectric of Ge MOS Capacitor
【24h】

Optimization of N Content for High-k LaTiON Gate Dielectric of Ge MOS Capacitor

机译:GE MOS电容器高k栅极电介质N含量的优化

获取原文

摘要

Thin LaTiON gate dielectric is deposited on Ge (100) substrate by reactive co-sputtering of La_2O_3 and Ti targets under different Ar/N_2 ratios of 24/3, 24/6, 24/12, and 24/18, and their electrical properties are investigated and compared. Results show that the LaTiON gate-dielectric Ge MOS capacitor prepared at an Ar/N_2 ratio of 24/6 exhibits highest relative permittivity, smallest capacitance equivalent thickness, and best electrical characteristics, including low interface-state density, small C-V hysteresis and low gate leakage current. This is attributed to the fact that a suitable N content in LaTiON can effectively suppress the growth of low-k GeO_x interfacial layer between LaTiON and Ge substrate.
机译:通过在24/3,24 / 6,24 / 12和24/18的不同Ar / N_2比下的La_2O_3和Ti靶的反应副溅射沉积在Ge(100)衬底上沉积薄的Lation栅极电介质。及其电性能被调查并进行比较。结果表明,在AR / N_2比例为24/6的相对介电常数,最小电容等效厚度和最佳电气特性,包括低接口状态密度,小型CV滞后和低栅极的相对介电常数漏电流。这归因于,液体中的合适的N内容可以有效地抑制液位和Ge衬底之间的低k Geo_x界面层的生长。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号