首页> 外文会议>International Conference on Simulation of Semiconductor Process and Devices >Study of Stress Effect on Replacement Gate Technology with Compressive Stress Liner and eSiGe for pFETs
【24h】

Study of Stress Effect on Replacement Gate Technology with Compressive Stress Liner and eSiGe for pFETs

机译:用压缩应力衬垫和eSige对替换栅极技术的应力影响研究PFET

获取原文

摘要

The stress effect at the channel region of pFETs with compressive stress liner (c-SL) and eSiGe using replacement gate technology is firstly investigated in detail based on the combination of UV-Raman spectroscopy and 3D stress simulation. The gate length effect for the channel stress is confirmed by measurement and simulation. Moreover, the Ion dependence on the channel width is also investigated. It is found that the lateral stress along the channel is enhanced at the edge beside STI, resulting in high Ion at narrow gate width region.
机译:基于UV-拉曼光谱和3D应力模拟的组合,首先详细研究了使用更换栅极技术的压缩应力衬垫(C-S1)和ESIGE的PFET沟道区域的应力效应。通过测量和仿真确认信道应力的栅极长度效果。此外,还研究了对沟道宽度的离子依赖性。结果发现,沿着通道的横向应力在STI旁边的边缘处增强,导致窄栅极宽度区域处的高离子。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号