首页>
外国专利>
SEMICONDUCTOR DEVICE WITH ENHANCED STRESS BY GATES STRESS LINER
SEMICONDUCTOR DEVICE WITH ENHANCED STRESS BY GATES STRESS LINER
展开▼
机译:用门应力衬套增强应力的半导体器件
展开▼
页面导航
摘要
著录项
相似文献
摘要
In one embodiment, a method is provided for forming stress in a semiconductor device. The semiconductor device may include a gate structure on a substrate, wherein the gate structure includes at least one dummy material that is present on a gate conductor. A conformal dielectric layer is formed atop the semiconductor device, and an interlevel dielectric layer is formed on the conformal dielectric layer. The interlevel dielectric layer may be planarized to expose at least a portion of the conformal dielectric layer that is atop the gate structure, in which the exposed portion of the conformal dielectric layer may be removed to expose an upper surface of the gate structure. The upper surface of the gate structure may be removed to expose the gate conductor. A stress inducing material may then be formed atop the at least one gate conductor.
展开▼