首页> 外文会议>The Meeting of the Electrochemical Society >Failure Analysis of E-Test Failure and Yield Enhancement in Wafer Fabrication
【24h】

Failure Analysis of E-Test Failure and Yield Enhancement in Wafer Fabrication

机译:晶圆制造中电子试验失效的失效分析和产量增强

获取原文

摘要

In wafer fabrication, some wafers were reported with E-Test failure and low yield issue. To understand the details, failure analysis was performed on a low yield wafer. Dash etch was used to identify the root cause. The wafer was first delayered to bare silicon using HF deprocessing, and was then subjected to Dash etch. Some experiments were carried out for the characterization of the etch time in HF and Dash etch solutions. After Dash etch, optical inspection results showed that there was no P~+ dopant on the low yield wafer at both the test pattern and die area. Based on failure analysis & fab investigation results, it was concluded that the low yield issue was due to missing P~+ implantation. In this paper, we will report the details of failure analysis & fab investigation results.
机译:在晶圆制造中,报告了一些晶片,具有e检验失败和低产量问题。为了了解细节,对低产量晶片进行失败分析。用于识别根本原因的Dash蚀刻。首先使用HF替解延迟晶片延迟到裸硅,然后进行仪表蚀刻。进行一些实验,用于在HF和划线蚀刻溶液中表征蚀刻时间。在蚀刻蚀刻后,光学检测结果表明,在测试图案和模具区域的低产量晶片上没有P〜+掺杂剂。基于故障分析和FAB调查结果,得出结论是,低产量问题是由于缺少P〜+植入。在本文中,我们将报告失败分析和工厂调查结果的细节。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号