首页> 外文会议>IEEE International Electronics Manufacturing Technology Conference >Understanding Die breakage during heavy Al wedge bonding for large/thin chip (39mm~2/75μm) in J-alloy- Cu system
【24h】

Understanding Die breakage during heavy Al wedge bonding for large/thin chip (39mm~2/75μm) in J-alloy- Cu system

机译:在J-Alloy-Cu系统中为大型/薄芯片(39mm〜2 /75μm)的重型Al楔形粘合期间了解芯片破损

获取原文

摘要

TO big package was developed with large and thin chip on Copper (Cu) die pad frame and Lead-free solder in chip by chip (CbC) die attach process. Die breakage during thick Aluminum (Al) wire bond process was encountered. Failure analysis observed high magnitude of void under the wire bond area and also porosity in between the chip backside metallization (BSM) and solder layer. Several studies and analysis were conducted to prove all the contributing factors. The investigation shows Sn element from solder wire, oxide from the Cu lead frame and solder wire tend to dissolve through the molten solder and contribute to a porous mixed layer in between the chip BSM and Copper Tin (CuSn) intermetallic compound (IMC). The porosity of the mixed layer and depletion of the chip backside metallization can be exaggerated when higher thermal budget is supplied towards the bonded units during the die bonding process either due to longer machine idling time or high bonding temperature as experienced by the chip. Besides, high presence of Tin Oxide (SnO) from the solder wire during solder dispensing and spanking process is causing poor wettability towards chip backside as well as on die pad surface. This resulted in high magnitude of solder voids formation. The chip strength became weak with the present of big voids and porosity and thus not able to withstand high force during thick Al wire bonding process resulting to broken die defect. Controlling the thermal budget in die attach process towards the material and increasing the solder volume became essential to eliminate the problem.
机译:在铜(CU)模垫框架上用大而薄的芯片开发了大包装,通过芯片(CBC)模具附着工艺。在厚铝(Al)线键合过程中遇到凹陷破损。故障分析观察到在线粘结区域下的空隙高度的空隙,以及芯片背面金属化(BSM)和焊料层之间的孔隙率。进行了几项研究和分析以证明所有贡献因素。该研究显示了来自焊料线的Sn元件,来自Cu引线框架和焊丝的氧化物倾向于溶解通过熔融焊料,并有助于芯片BSM和铜锡(CUSN)金属间化合物(IMC)之间的多孔混合层。当由于芯片经历的较长的机器空转时间或高键合温度,可以夸大芯片背面金属化的混合层的孔隙率和芯片背面金属化的耗尽。此外,在焊料分配和打屁股过程中,从焊料线和焊料过程中的氧化锡(SnO)的高存在导致芯片背面以及管芯垫表面的较差。这导致焊料空隙形成高。芯片强度随着大空隙和孔隙率的目的而变得薄弱,因此在厚的Al引线键合工艺中不能承受高力,从而导致破碎的模具缺陷。控制模具的热预算朝向材料的过程中的热预算并增加焊料体积变得必不可少以消除问题。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号