首页> 外文会议>International Symposium on Cleaning and Surface Conditioning Technology in Semiconductor Device Manufacturing >The Effect of Delay Between Dry Etch and Wet Clean Processing Steps on Cleaning of Post-Etch Residues
【24h】

The Effect of Delay Between Dry Etch and Wet Clean Processing Steps on Cleaning of Post-Etch Residues

机译:干式蚀刻与湿法处理步骤之间的延迟效果对蚀刻后残留物的清洁

获取原文

摘要

The benefits of the integration of wet cleaning using short and controlled exposure times with plasma dry etch processes have been investigated. Selectivity for post-etch residue removal versus substrate loss and the effect of delay time between etch and clean processes are investigated for shallow trench isolation (STI) and hardmask-based poly-silicon gate applications, including screening of process windows. Several hypotheses about the underlying mechanisms are formulated and tested against the experiment.
机译:研究了使用具有等离子体干蚀刻工艺的短和受控暴露时间的湿式清洁整合的益处。对蚀刻和清洁工艺之间的蚀刻后残留除去与衬底损耗的选择性,用于浅沟槽隔离(STI)和基于硬掩模的多晶硅栅极应用,包括筛选过程窗口。关于潜在机制的几个假设是针对实验的制定和测试。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号