首页> 外文会议>International Symposium on VLSI Technology, Systems, and Applications >A New Series Resistance and Mobility Extraction Method by B SIM Model for Nano-Scale MOSFETs
【24h】

A New Series Resistance and Mobility Extraction Method by B SIM Model for Nano-Scale MOSFETs

机译:B SIM模型对纳米尺度MOSFET的新串联电阻和移动提取方法

获取原文

摘要

As MOSFET gate length scales down to nano scale regime, parasitic source/drain series resistance (R{sub}(sd)) becomes one of the most critical parameters impacting device performance. Many studies have focused on developing an effective R{sub}(sd) extraction methodology. The "Channel-Resistance method" [1] provides a simple way to extract R{sub}(sd); however, this method is no longer adequate as pocket implants are introduced into the nano-scale MOSFET. In this case, pocket profiles overlap in the short channel region, causing higher effective bulk concentration and resulting in a total resistance which does not scale linearly with channel gate length (L{sub}G) [2]. Another famous method called "Shift & Ratio" (S&R) also suffers the similar issue because of its basic assumption that mobility (μ{sub}(eff)) does not change with L{sub}G [3]. Actually, pocket implant degrades μ{sub}(eff) in short channel region because of higher effective bulk concentration by the halo overlapping profile [4]. Therefore, the key point for extracting R{sub}(sd) in nano-scale MOSFETs is to take the impacts of L{sub}G dependency ofμ{sub}(eff) into account. In this work, a simplified BSIM-based model has been proposed to solve the above issues contributed by halo implants [5]. In this new methodology, R{sub}(sd) and μ{sub}(eff) can be uniquely extracted in nano-scale devices. Furthermore, the extracted L{sub}G dependency of μ{sub}(eff) may serve as a good indicator for monitoring the relationship between geometry and stress parameters.
机译:由于MOSFET栅极长度缩小到纳米尺度状态,寄生源/漏极串联电阻(R {SUB}(SD))成为影响装置性能最关键的参数之一。许多研究专注于开发有效的R {}(SD)提取方法。 “通道 - 电阻方法”[1]提供了提取R {SUB}(SD)的简单方法;然而,这种方法不再足够,因为袋植入物被引入纳米级MOSFET中。在这种情况下,在短沟道区域中的凹穴重叠重叠,导致更高的有效体积浓度并导致总电阻,其与信道栅极长度(L {Sub} G)[2]线性地缩放。由于其基本假设,即流动性(μ{sub}(eff))不会随着l {sub} g [3]而言,另一种称为“移位和比率”(s&r)也存在类似的问题。实际上,由于HALO重叠型材的较高有效体积浓度,口袋植入在短沟道区域中降低了短沟道区域的μ{亚}(eff)[4]。因此,在纳米级MOSFET中提取R {SUB}(SD)的关键点是考虑μ{子}(EFF)的L {SUB} G依赖性的影响。在这项工作中,已经提出了一种简化的基于BSIM的模型来解决哈洛植入物贡献的上述问题[5]。在这种新方法中,可以在纳米级设备中唯一地提取R {SUB}(SD)和μ}(EFF)。此外,μ{sub}(eff)的提取的L {sub} g依赖性可以用作监视几何形状和应力参数之间的关系的良好指标。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号