首页> 外文会议>International Conference on Compound Semiconductor Manufacturing Technology >Full-Wafer, Small-Area Via-Hole Fabrication Process Development for Indium- Bearing III-V Heterostructure Devices
【24h】

Full-Wafer, Small-Area Via-Hole Fabrication Process Development for Indium- Bearing III-V Heterostructure Devices

机译:含义III-V异质结构装置的全晶圆,小面积通孔制造工艺开发

获取原文

摘要

Three different dry etch chemistries (Cl_2/Ar, BCl_3/Cl_2/Ar, and SiCl_4/Ar) were evaluated for full-wafer, small-area via-hole fabrication in indium-bearing III-V heterostructure devices. The process was developed and demonstrated using InGaP/GaAs/InGaAs inverted metamorphic triple-junction backside contact photovoltaic cells as the baseline heterostructure. Uniform, vertical and smooth etch profiles were obtained through the heterostructures, despite the widely varying material compositions. Optical emission spectroscopy was used to track the process in real time for improved process control. The results obtained by etching small test samples are compared with those from full 4" wafers, and the differences in etch behavior are discussed.
机译:评估三种不同的干蚀刻化学品(Cl_2 / Ar,Bcl_3 / cl_2 / Ar和SiCl_4 / Ar),用于含铟III-V异质结构装置中的全晶片,小面积通孔制造。使用InGaP / GaAs / InGaAs倒置变质三侧接触光伏电池作为基线异质结构,开发和证明该过程。尽管材料组合物广泛改变,通过异质结构获得均匀,垂直和光滑的蚀刻型材。光发射光谱用于实时跟踪该过程,以改善过程控制。通过蚀刻小测试样品获得的结果与来自整个4“晶片的晶片相比,讨论了蚀刻行为的差异。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号