首页> 外文会议>International Workshop on the Physics of Semiconductor Devices >Subthreshold Analog Performance of Channel Engineered SOI CMOS Devices and Circuits for Ultra-Low Power Analog/Mixed-Signal Applications
【24h】

Subthreshold Analog Performance of Channel Engineered SOI CMOS Devices and Circuits for Ultra-Low Power Analog/Mixed-Signal Applications

机译:用于超低功耗模拟/混合信号应用的通道工程SOI CMOS设备和电路的亚阈值模拟性能

获取原文

摘要

Subthreshold analog operation of CMOS devices are very attractive in terms of both very low power dissipation and high voltage gain. In this paper, a systematic investigation, with the help of extensive process and device simulations, of the effects of halo doping [both double-halo (DH) and single-halo (SH) or lateral asymmetric channel (LAC)] on the subthreshold analog performance of 100nm SOI CMOS devices and circuits is reported. CMOS amplifiers made with the halo implanted devices are found to have higher voltage gain over their conventional counterpart.
机译:CMOS器件的亚阈值模拟操作在非常低的功耗和高电压增益方面非常有吸引力。在本文中,借助于广泛的工艺和设备模拟,卤素掺杂的影响[双卤素(DH)和单晕(SH)或横向不对称通道(LAC)]的影响,系统调查报道了100nm SOI CMOS器件和电路的模拟性能。使用晕圈植入装置制成的CMOS放大器在其传统的对应物上具有更高的电压增益。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号