首页> 外文会议>IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits >Investigation of Saturated Drain Current Change Phases For PMOS HCI Stressed at Ibmax
【24h】

Investigation of Saturated Drain Current Change Phases For PMOS HCI Stressed at Ibmax

机译:Ibmax应力下PMOS HCI的饱和漏极电流变化相的研究

获取原文

摘要

During the HCI Ibmax stress, PMOS's Idsat increased first and then decreased, it's different when stressed at Vg=Vd. From relevant information [1], we suspected that electrons injection and holes tunneling affected the phenomena. To explore the physical mechanisms, we studied different stress Vd, different channel length elements, and forward/reverse measurements. We concluded that Idsat increase the most under a short channel length element, larger stress Vd and forward measurement situation because of the different ΔVinter-d and ΔVinter-s; this affected the probability of electrons injection into the oxide near the drain side, and holes tunneling into oxide near the source side.
机译:在HCI IBMAX应力期间,PMOS的IDSAT首先增加,然后减少,在VG = VD的压力时,它不同。根据相关信息[1],我们怀疑电子注入和孔隧道影响了这种现象。为了探索物理机制,我们研究了不同的应力Vd,不同的通道长度元件和正向/反向测量。我们得出结论,IDSAT由于ΔV的不同,IDSAT在短频道长度元件下增加最大的压力VD和前向测量情况 Inter-d 和ΔV Inter-s ;这影响了电子注入到漏极侧附近的氧化物中的概率,以及在源极侧附近隧道隧穿的孔。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号