首页> 外文会议>SOI-3D-Subthreshold Microelectronics Technology Unified Conference >Group IV/oxide semiconductor bi-layer tunneling FET
【24h】

Group IV/oxide semiconductor bi-layer tunneling FET

机译:第IV组/氧化物半导体双层隧道FET

获取原文
获取外文期刊封面目录资料

摘要

We have proposed and demonstrated a novel bi-layer tunneling FETs (TFETs) composed of group IV semiconductor (Si, SiGe, Ge)/oxide semiconductor type-II hetero-junctions, where the group IV and oxide semiconductors work as source and channels, respectively, of TFETs. The simulation study has revealed that (Si, Ge)/ZnO TFETs can exhibit extremely-steep sub-threshold slope of ~ 1 mV/dec with Ion of ~100 μA/μm order. The operation of bi-layer ZnO(ZnSnO) / Ge(Si) TFETs with TiN/Al2O3 gate stacks has experimentally been demonstrated. The high Ion/Ioff ratio of ~6×108 and the S.S. value of 71 mV/dec have been obtained at room temperature for the p-Ge/ZnO and the p-Si/n-ZnO TFET, respectively.
机译:我们提出并证明了由IV组半导体(Si,SiGe,Ge)/氧化物半导体II型异质结组成的新型双层隧道FET(TFET),其中IV组和氧化物半导体作为源和通道,分别是TFET。仿真研究揭示了(Si,Ge)/ ZnO TFET可以表现出极度陡峭的亚阈值斜率为〜1 mV / dec上 〜100μA/μm的顺序。用锡/ al的双层ZnO(ZnSno)/ Ge(Si)TFET的操作 2 O. 3 门堆已经通过实验证明。高我上/一世关闭 比率〜6×10 8 在P-Ge / ZnO和P-Si / N-ZnO TFET的室温下获得了71mV / dec的S.S.值。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号