首页> 外文会议>IEEE Custom Integrated Circuits Conference >Yield and Cost Modeling for 3D Chip Stack Technologies
【24h】

Yield and Cost Modeling for 3D Chip Stack Technologies

机译:3D芯片堆栈技术的产量和成本建模

获取原文

摘要

It has been shown that stacking a set of known good dice into a 3D chip array may be beneficial in terms of system performance and footprint area. This paper demonstrates that, in the general sense, it is also beneficial to arrange chips into a 3D stack from yield and cost perspectives. It is shown that an optimal point occurs where cost is minimized by stacking an appropriate amount of dice into a single system.
机译:已经表明,将一组已知的良好骰子堆叠到3D芯片阵列中可以在系统性能和足迹区域方面是有益的。本文展示了,从一般意义上,将芯片从产量和成本透视中安排到3D堆栈中也有益。结果表明,通过将适当量的骰子堆叠到单个系统中,发生了最佳点。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号