首页> 外文会议>MRS spring meeting >Sub-30 nm FinFETs with Schottky-Barrier Source/Drain Featuring Complementary Metal Silicides and Fully-Silicided Gate for P-FinFETs
【24h】

Sub-30 nm FinFETs with Schottky-Barrier Source/Drain Featuring Complementary Metal Silicides and Fully-Silicided Gate for P-FinFETs

机译:具有肖特基势垒源极/漏极的亚30纳米FinFET,具有互补金属硅化物和用于P-FinFET的全硅化栅极

获取原文

摘要

We investigated the material and electrical characteristics of platinum and ytterbium silicides for potential applications as metallic Schottky-barrier source/drain (S/D) and fullysilicided (FUSI) gate electrodes in fin field-effect transistors (FinFETs). Due to the low electronegativity parameter of ytterbium, a low temperature silicidation process was developed to avoid the reaction of ytterbium with the isolation regions (i.e. SiO_2 and SiN) to integrate ytterbium silicide successfully in mesa-isolated n-FinFETs. The integration of FUSI metal gate into p- FinFETs was also explored in this work and a novel two-step silicidation process that integrates simultaneously two different phases of platinum silicide with the appropriate work function values for gate electrode and source/drain application was demonstrated.
机译:我们研究了在鳍式场效应晶体管(FinFET)中作为金属肖特基势垒源/漏(S / D)和全硅化(FUSI)栅电极的潜在应用中的铂和sil硅化物的材料和电学特性。由于of的低电负性参数,开发了一种低温硅化工艺,以避免with与隔离区(即SiO_2和SiN)的反应,从而成功地将me硅化物整合到台面隔离的n-FinFET中。在这项工作中,还探索了将FUSI金属栅极集成到p- FinFET中的方法,并展示了一种新颖的两步硅化工艺,该工艺同时将两个不同阶段的硅化铂与用于栅电极和源极/漏极应用的适当功函数值集成在一起。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号