【24h】

Reliability study of high-pin-count flip-chip BGA

机译:高引脚数倒装芯片BGA的可靠性研究

获取原文

摘要

A family of 1.0-mm pitch full-array flip-chip BGAs were developed. These packages vary from 27 to 45 mm in package size, 15 to 25 mm in die size, and 672 to 1020 in ball count. With dies and packages so large, solder joint fatigue failure and underfill delamination, induced by thermal expansion mismatch, are a major concern. Finite element analysis was set up for efficient reliability analysis. Two substrates, hi-CTE ceramic (12/spl times/10/sup -6///spl deg/C) and BT (17/spl times/10/sup -6///spl deg/C), are compared. Hi-CTE ceramic substrate has a better CTE match with die (2.6/spl times/10/sup -6///spl deg/C), therefore, it was surmised that hi-CTE ceramic would improve component-level reliability yet with satisfactory board-level reliability. To validate it, several die and package combinations were modeled using both substrates. Both component-level stresses and board-level solder joint fatigue life were compared. In addition, design of experiment (DOE) was used to study the effect of properties and dimensions of underfill and heat spreader on solder joint fatigue life. The effect of pad opening size was also quantified. Finally, the effect of underfill on interface stress between underfill and die was investigated.
机译:开发了一系列1.0mm节距的全阵列倒装芯片BGA。这些封装的尺寸从27到45毫米不等,管芯尺寸从15到25毫米不等,球数从672到1020不等。对于如此大的管芯和封装,由于热膨胀不匹配而引起的焊点疲劳失效和底部填充层离是一个主要问题。建立了有限元分析以进行有效的可靠性分析。比较了两种基板,分别是hi-CTE陶瓷(12 / spl次/ 10 / sup -6 /// spl deg / C)和BT(17 / spl次/ 10 / sup -6 //// spl deg / C) 。 Hi-CTE陶瓷基板与裸片的CTE匹配性更好(2.6 / spl次/ 10sup -6 //// spl deg / C),因此,可以推测出Hi-CTE陶瓷可以提高元件级的可靠性令人满意的板级可靠性。为了验证这一点,使用两种基板对几种管芯和封装的组合进行了建模。比较了元件级应力和板级焊点的疲劳寿命。另外,通过实验设计(DOE)研究了底部填充胶和散热器的性能和尺寸对焊点疲劳寿命的影响。垫开口尺寸的影响也被量化。最后,研究了底部填充对底部填充和模具之间的界面应力的影响。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号