首页> 外文会议>Electronic Components and Technology Conference, 1991. Proceedings., 41st >Fatigue analysis of flip chip assemblies using thermal stress simulations and a Coffin-Manson relation
【24h】

Fatigue analysis of flip chip assemblies using thermal stress simulations and a Coffin-Manson relation

机译:使用热应力模拟和Coffin-Manson关系对倒装芯片组件进行疲劳分析

获取原文

摘要

The authors outline a methodology to predict fatigue life of flip chip bonds under thermal cycling conditions. First, finite-element simulations are used to estimate the assembly stiffness for the chip/substrate configurations. Next, the assembly stiffness is used with a constitutive relation to the solder to simulate stress-strain hysteresis loops under various conditions of ramp rate, dwell time, and temperature range. Finally, the mean cycles to failure are correlated with the creep strain per cycle using a simple Coffin-Manson relation. The analysis procedure does not rely on empirical relations to account for temperature and frequency effects; hence, extrapolation to field use conditions can be done with greater confidence. Since finite-element simulations are used to characterize the joint/assembly interaction, three-dimensional loading effects and local expansion mismatches are accounted for. The methodology can also be extended to power cycling conditions, which have the additional complication of temperature gradients in the structure.
机译:作者概述了一种预测在热循环条件下倒装芯片键的疲劳寿命的方法。首先,使用有限元模拟来估计芯片/基板配置的组装刚度。接下来,将装配刚度用于与焊料的本构关系,以模拟在升温速率,保压时间和温度范围的各种条件下的应力应变滞后回线。最后,使用简单的Coffin-Manson关系,将平均破坏循环与每个循环的蠕变应变相关联。分析过程不依赖于经验关系来说明温度和频率的影响。因此,可以更有信心地推断出现场使用条件。由于使用有限元模拟来表征接头/装配体的相互作用,因此需要考虑三维载荷效应和局部膨胀失配。该方法还可以扩展到功率循环条件,该条件在结构中具有温度梯度的额外复杂性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号