首页> 外文会议>IEEE International Conference on Semiconductor Electronics >Challenges in Developing Thin Profile, Smaller Flip Chip Bump Pitch FCBGA Packaging
【24h】

Challenges in Developing Thin Profile, Smaller Flip Chip Bump Pitch FCBGA Packaging

机译:开发薄型,倒装芯片凸点间距较小的FCBGA封装所面临的挑战

获取原文

摘要

The influence of substrate copper density distribution, substrate bump coplanarity, stiffener attach process, and substrate clamping by magnetic boat during die attach were evaluated. The substrate warpage behavior throughout the package assembly process was characterized using shadow moiré. Balanced substrate copper density distribution, pre-stiffener substrate before flip chip bump reflow, and substrate clamping during reflow reduced flip chip solder bridging fall-out. The decrease in solder bridging was due to the lower substrate warpage seen during die attach. In particular, solder bridging fall-out was well-correlated to die attach area warpage. Substrate with and without clamping during reflow has met the package reliability requirement.
机译:评估了在贴片过程中基板铜密度分布,基板凸点共面性,加劲肋附着工艺以及磁舟对基板夹紧的影响。在整个封装组装过程中,基板的翘曲行为都使用阴影波纹来表征。平衡的基板铜密度分布,倒装芯片凸点回流之前的预增硬基板以及回流期间的基板夹持减少了倒装芯片焊料桥接的现象。焊料桥接的减少是由于在芯片连接期间看到的较低的基板翘曲。特别是,焊料桥接的脱落与管芯附着面积的翘曲紧密相关。回流期间有或没有夹紧的基板都满足了封装可靠性的要求。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号