首页> 外文会议>IEEE International Memory Workshop >Improvement of Poly-Si Channel Vertical Charge Trapping NAND Devices Characteristics by High Pressure D2/H2 Annealing.
【24h】

Improvement of Poly-Si Channel Vertical Charge Trapping NAND Devices Characteristics by High Pressure D2/H2 Annealing.

机译:通过高压D2 / H2退火改善多晶硅通道垂直电荷陷阱NAND器件的特性。

获取原文

摘要

In this paper, we investigate the effect of High Pressure Hydrogen or Deuterium Annealing on a vertical charge trapping NAND memory device. Strong improvement is obtained in Vt, subthreshold slope and drive current of the transistors by a better passivation of charge by either species in the bulk ONO memory stack, at the interface between ONO and Poly-Si channel, and in the bulk Poly-Si. Program / Erase and Retention remain identical, and no benefits could be observed by using D2 instead of H2 as passivating species in terms of robustness towards program/erase cycling damages.
机译:在本文中,我们研究了高压氢或氘退火对垂直电荷陷阱NAND存储器件的影响。通过大容量ONO存储器堆栈中,ONO与多晶硅通道之间的界面以及大容量多晶硅中的任何一种对电荷的更好的钝化,可以在晶体管的Vt,亚阈值斜率和驱动电流方面获得显着改善。程序/擦除和保留保持不变,就程序/擦除循环破坏的鲁棒性而言,使用D2代替H2作为钝化物种无法观察到任何好处。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号