首页> 外文会议>International Symposium on Power Semiconductor Devices and ICs >A Compact and Cost-efficient Edge Termination Design for High Voltage 4H-SiC Devices
【24h】

A Compact and Cost-efficient Edge Termination Design for High Voltage 4H-SiC Devices

机译:用于高压4H-SIC器件的紧凑型和经济高效的边缘终端设计

获取原文

摘要

We have experimentally verified a compact trench-assisted space-modulated junction termination extension (TSM-JTE) structure which has been designed for high voltage SiC devices. The proposed termination design introduces shallow trench structures into the conventional JTE implanted region, effectively creating a multi-zone JTE with a single implant, and hence greatly broadens the process window for a JTE termination. The TSM-JTE structure is compact and cost effective especially at higher voltages (≥ 10 kV) as it consumes less chip area while requiring only a single implant for the termination region. In this paper, 5 kV and 10 kV SiC PiN diodes have been fabricated and characterized.
机译:我们已经通过实验验证了一种用于高压SiC器件设计的紧凑型沟槽辅助空间调制结终端(TSM-JTE)结构。 所提出的终止设计将浅沟槽结构引入了传统的JTE植入区域,有效地创建了具有单个植入物的多区JTE,因此大大拓宽了JTE终止的过程窗口。 TSM-JTE结构紧凑且成本效益,特别是在较高的电压(≥10kV)时,它消耗较少的芯片区域,同时仅需要一个终端区域的单个植入物。 在本文中,已经制造了5 kV和10 kV SiC引脚二极管并表征。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号