首页> 外文会议>IEEE Photovoltaic Specialists Conference >Comparative study of PECVD deposited a-Si:H/SiNx:H double passivating layer on CZ crystalline si substrate
【24h】

Comparative study of PECVD deposited a-Si:H/SiNx:H double passivating layer on CZ crystalline si substrate

机译:PECVD沉积A-Si:H / SINX:H双钝化层对CZ结晶Si衬底的比较研究

获取原文

摘要

The effectiveness of hydrogenated amorphous layers for passivating crystalline silicon surfaces has been well documented in the literature for well over a decade. One limitation of such layers however has arison from their inability to withstand temperatures much above their deposition temperature without significant degradation. This limitation is of importance particularly with multicrystalline silicon materials where temperatures of at least 400°C are needed for effective hydrogenation of the crystallographic defects such as grain boundaries. To address this limitation, in this work the surface passivation quality and thermal stability of a-Si:H/SiNx:H passivating stack on p-type crystalline silicon wafers is studied for different deposition temperature of the capping SiNx:H layer. It is established that the as-deposited passivating quality of the stack highly depends on the deposition temperature of the SiNx:H layer and that the effectiveness of the passivation of the stack can be significantly enhanced after short term annealing at 400°C and even 450°C. It is also found there is an optimized a-SiNx:H deposition temperature for maximizing the effectiveness of both the surface passivation and stability of the amorphous silicon layer to elevated temperatures as high as 450°C for durations as long as 30 minutes. This provides the opportunity for such dielectric stacks to not only provide excellent surface passivation but to also participate as a hydrogen source for passivation of crystallographic defects within the silicon wafer at temperatures as high as 450°C, well above those normally able to be tolerated by surfaces passivated by amorphous silicon.
机译:钝化无定形层用于钝化晶体硅表面的有效性在文献中已经充分地记载了多十年。然而,这种层的一个限制从它们无法承受高于它们的沉积温度的温度而没有显着降解。这种限制特别重要,特别是多晶硅材料,其中需要至少400° c的温度,以便有效地氢化晶状体缺陷,例如晶界。为了解决这个限制,在这项工作中,研究了A-Si:H / Sinx:H钝化堆叠的表面钝化质量和热稳定性,研究了P型晶体硅晶片上的叠层SINX:H层的不同沉积温度。建立堆叠的叠加钝化质量高度取决于SINX:H层的沉积温度,并且在400&#X00b0的短期退火后可以显着提高堆栈的钝化的有效性; c和甚至450° c。还发现存在优化的A-SINX:H沉积温度,用于最大化无定形硅层的表面钝化和稳定性的有效性,以高达450℃的温度高达30分钟的持续时间。这提供了这种电介质叠层的机会,不仅提供了优异的表面钝化,而且还提供了作为液晶缺陷在高达450&#X00B0的温度下钝化晶体缺陷的氢源的机会.C,高于通常能够成为由由非晶硅钝化的表面耐受。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号