首页> 外文会议>IEA 2011;International conference on information engineering and applications >Comparison of Digital Logic Circuits in Sub-threshold Region
【24h】

Comparison of Digital Logic Circuits in Sub-threshold Region

机译:亚阈值区域中数字逻辑电路的比较

获取原文

摘要

Sub-threshold circuits involve scaling the supply voltage below the threshold voltage, where the load capacitances are charged or discharged by sub-threshold leakage currents. In this paper we discussed CMOS, Pseudo-NMOS and Pass transistor logic families operating in sub-threshold and strong inversion region. Sub-threshold circuits have been shown to consume orders of magnitude less power than the regular strong inversion circuits while maintaining comparable energy/switching as regular strong inversion circuits. However, due to lower speed of operation sub-threshold circuits remain suitable only for energy constrained systems requiring low-speed performance.
机译:亚阈值电路涉及将电源电压缩放到阈值电压以下,负载电容通过亚阈值泄漏电流充电或放电。在本文中,我们讨论了在亚阈值和强反相区域内运行的CMOS,伪NMOS和传输晶体管逻辑系列。已显示,亚阈值电路的功耗比常规强反相电路少几个数量级,同时保持与常规强反相电路相当的能量/开关。然而,由于较低的工作速度,亚阈值电路仍然仅适用于需要低速性能的能量受限系统。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号