首页> 外文会议>International Symposium for Testing and Failure Analysis(ISTFA 2004); 20051106-10; San Jose,CA(US) >Analysis of DRAM Standby Current Failure due to Hot Electron Induced Punch-through (HEIP) of PMOS transistor
【24h】

Analysis of DRAM Standby Current Failure due to Hot Electron Induced Punch-through (HEIP) of PMOS transistor

机译:PMOS晶体管的热电子感应穿通(HEIP)导致的DRAM待机电流故障分析

获取原文
获取原文并翻译 | 示例

摘要

A standby current failure of the 80nm design-ruled Dynamic Random Access Memory (DRAM) during burn-in stress was investigated. In our case, hot electron induced punch-through (HEIP) of a PMOS transistor was a leakage current source. The bake test is a useful method to identify the mechanism of a standby current failure due to hot carrier degradation.
机译:研究了80nm设计规则的动态随机存取存储器(DRAM)在老化应力下的待机电流故障。在我们的案例中,PMOS晶体管的热电子感应穿通(HEIP)是泄漏电流源。烘烤测试是确定由于热载流子退化而导致的待机电流故障机制的有用方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号