首页> 外文会议>2012 IEEE International Conference on Computational Intelligence amp; Computing Research >Performance enhancement in disturbance rejection by PID controller in series with low pass filter
【24h】

Performance enhancement in disturbance rejection by PID controller in series with low pass filter

机译:与低通滤波器串联的PID控制器在抗干扰性能上的提高

获取原文
获取原文并翻译 | 示例

摘要

In this paper a new tuning procedure is described for the ideal PID controller in series with the firstorder low pass filter. It is based on the direct synthesis approach. Analytical expressions for the PID controller are derived for a common type of process model. Although the controller is designed for disturbance rejection, the set point response is satisfactory and can be improved by adjusting a single set point weighing factor b. Three simulation examples demonstrate that the proposed design method results in very good control for process models. IAE (Internal absolute error) of the proposed method is having smaller value than DS-d controller. In example 2 it is reduced up to 85%. As a result the proposed design method provides better disturbance rejection than the standard direct synthesis.
机译:在本文中,针对与一阶低通滤波器串联的理想PID控制器,描述了一种新的调节程序。它基于直接综合方法。 PID控制器的分析表达式是针对常见类型的过程模型得出的。尽管控制器是为抑制干扰而设计的,但设定点响应仍然令人满意,可以通过调整单个设定点权重系数b来改善。三个仿真示例表明,所提出的设计方法可以很好地控制过程模型。所提出的方法的IAE(内部绝对误差)的值小于DS-d控制器的值。在示例2中,它最多减少了85%。结果,所提出的设计方法提供了比标准直接合成更好的干扰抑制能力。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号