An improved substantially planar and easy to manufacture field- effect- transistor (FET) includes a guard region between an n+ drain region and the remainder of the device, which enables the breakdown voltage of the FET to be substantially increased under open-channel conditions without adversely impacting other important device characteristics.
展开▼