首页>
外国专利>
Method for controlling etch bias in plasma etch patterning of integrated circuit layers
Method for controlling etch bias in plasma etch patterning of integrated circuit layers
展开▼
机译:在集成电路层的等离子体蚀刻图案中控制蚀刻偏压的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for controlling the plasma etch bias of a patterned layer formed through plasma etching of a blanket layer formed beneath a patterned photoresist layer. There is first formed upon a semiconductor substrate a blanket layer. Formed upon the blanket layer is a patterned photoresist layer. The patterned photoresist layer is then treated through a pre-treatment method to form with a controlled degradation and a controlled flow a hardened patterned photoresist layer from the patterned photoresist layer. The hardened patterned photoresist layer is hardened against a further flow in a subsequent plasma etch method which is employed in etching the patterned layer from the blanket layer while employing the hardened patterned photoresist layer as an etch mask. Finally, the blanket layer is etched through the subsequent plasma etch method to form the patterned layer while employing the hardened patterned photoresist layer as the etch mask.
展开▼