首页> 外国专利> Wafer-scale package structure and circuit board used therein

Wafer-scale package structure and circuit board used therein

机译:晶圆级封装结构及其中使用的电路板

摘要

A wafer-scale package structure in which a circuit board (6) for rearranging electrode pads (8) of a wafer (7) is laminated on the water integrally. The circuit board can be divided into individual chip-size packages (CSPs) and which includes a layer of polyimide resin (3), and connection between the wafer and the circuit board is performed by solder bump (5), while the circuit board is stuck on the wafer with an adhesive (4).
机译:晶片级封装结构,其中用于重新布置晶片(7)的电极焊盘(8)的电路板(6)整体层叠在水面上。电路板可分为单独的芯片尺寸封装(CSP),并包括一层聚酰亚胺树脂(3),晶圆和电路板之间的连接通过焊料凸点(5)进行,而电路板用粘合剂(4)粘贴在晶片上。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号