PG-GATED DATA RETENTION TECHNIQUE FOR REDUCING LEAKAGE IN MEMORY CELLS

摘要

PPROBLEM TO BE SOLVED: To provide PG-gated memory cells for reducing leakage in the memory cells, and a method of forming a memory cell. PSOLUTION: The method of forming a memory cell includes coupling a first transistor between a supply rail of a memory cell and a node operable to accept a supply voltage. The method further includes coupling a second transistor between a ground rail of the cell and a node operable to accept a ground. In one embodiment, the method includes forming the cell to accept selectively applied external voltages, wherein the external voltages are selected to minimize leakage current in the cell. In another embodiment, the method includes forming at least one of the first and second transistors to have a channel width and/or a threshold voltage selected to minimize a total leakage current in the cell. PCOPYRIGHT: (C)2008,JPO&INPIT