A latch circuit is disposed to an output terminal of the respective stages of a shift register circuit, when a pulse is shifted to a stage to which an output is wanted to be outputted, a latch pulse is inputted and held there until a subsequent pulse is inputted, when the pulse is shifted to a stage to which an output is wanted to be outputted in the next time, a latch pulse is again inputted, and thereby an output stage is switched. Thus, a period to be selected and a stage to be selected can be arbitrary selected by changing a latch pulse without changing a clock frequency.
展开▼
