首页> 外国专利> Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice

Methods for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice

机译:在倒装芯片接合集成电路管芯上堆叠引线接合集成电路管芯的方法

摘要

An inventive electronic device, such as a multi-chip module (MCM), a Single In-line Memory Module (SIMM), or a Dual In-line Memory Module (DIMM), includes a base, such as a printed circuit board, having a surface on which flip-chip pads and wire-bondable pads are provided. The flip-chip pads define an area on the surface of the base at least partially bounded by the wire-bondable pads. A first integrated circuit (IC) die is flip-chip bonded to the flip-chip pads, and a second IC die is back-side attached to the first IC die and then wire-bonded to the wire-bondable pads. As a result, the flip-chip mounted first IC die is stacked with the second IC die in a simple, novel manner.
机译:诸如多芯片模块(MCM),单列直插式存储模块(SIMM)或双列直插式存储模块(DIMM)之类的发明电子设备,包括诸如印刷电路板之类的基座,具有在其上提供倒装芯片焊盘和引线键合焊盘的表面。倒装芯片焊盘在基座的表面上限定至少部分地由可引线键合的焊盘界定的区域。将第一集成电路(IC)管芯倒装芯片接合至倒装芯片焊盘,并且将第二IC管芯背面附接到第一IC管芯,然后引线接合至可引线接合的焊盘。结果,以简单,新颖的方式将倒装芯片安装的第一IC管芯与第二IC管芯堆叠。

著录项

  • 公开/公告号US7776652B2

    专利类型

  • 公开/公告日2010-08-17

    原文格式PDF

  • 申请/专利权人 JAMES M. WARK;

    申请/专利号US20080197514

  • 发明设计人 JAMES M. WARK;

    申请日2008-08-25

  • 分类号H01L21;

  • 国家 US

  • 入库时间 2022-08-21 18:51:33

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号