首页> 外国专利> And a method of manufacturing the semiconductor device including a cell transistor having a recess channel structure

And a method of manufacturing the semiconductor device including a cell transistor having a recess channel structure

机译:以及制造包括具有凹沟道结构的单元晶体管的半导体器件的方法

摘要

A method of manufacturing a semiconductor device is provided. Device separation portions defining first, second and third regions are formed in a substrate. A recess is formed at the first region. An N-type well is formed at the third region. An N-type polysilicon layer is formed at the first and second regions. A P-type polysilicon layer is formed at the third region. At least one of metal silicide film and a metal film is formed on the N-type polysilicon layer and the P-type polysilicon layer. Etching is performed to form a gate electrode including the N-type polysilicon layer at the first and second regions and a gate electrode including the P-type polysilicon layer at the third region. A cell transistor having a recess channel structure is formed at the first region, an nMOSFET structure is formed at the second region, and a pMOSFET structure is formed at the third region.
机译:提供一种制造半导体器件的方法。限定第一,第二和第三区域的器件分离部分形成在基板中。在第一区域处形成凹部。在第三区域处形成N型阱。在第一和第二区域处形成N型多晶硅层。在第三区域处形成P型多晶硅层。在N型多晶硅层和P型多晶硅层上形成金属硅化物膜和金属膜中的至少一个。进行蚀刻以形成在第一区域和第二区域处包括N型多晶硅层的栅电极以及在第三区域处形成包括P型多晶硅层的栅电极。具有凹陷沟道结构的单元晶体管形成在第一区域,nMOSFET结构形成在第二区域,并且pMOSFET结构形成在第三区域。

著录项

  • 公开/公告号JP4591827B2

    专利类型

  • 公开/公告日2010-12-01

    原文格式PDF

  • 申请/专利权人 エルピーダメモリ株式会社;

    申请/专利号JP20050151641

  • 发明设计人 山崎 靖;

    申请日2005-05-24

  • 分类号H01L21/8234;H01L27/088;H01L21/8238;H01L27/092;H01L29/78;

  • 国家 JP

  • 入库时间 2022-08-21 18:17:09

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号