首页>
外国专利>
Computer system wafer integrating different dies in stacked master-slave structures
Computer system wafer integrating different dies in stacked master-slave structures
展开▼
机译:在堆叠的主从结构中集成了不同管芯的计算机系统晶片
展开▼
页面导航
摘要
著录项
相似文献
摘要
A stacked 3D integrated circuit structure is manufactured with a common image design for dies which allows diced master dies to cut from the common wafer and diced slave dies cut to be cut from a wafer which has the common image design. In an embodiment is stacked to form a wafer-to-wafer 3D stack before dicing. Master and slave elements which are used for only one kind of separated individual integrated circuit dies which are located along die edges and at die centers before dicing separation of individual integrated circuit chips. A master wafer is shifted ½ way across a die to make cutting along a kerf line effective to provide both master and slave dies. Multiple slaves can be stacked and coupled to a master die which acts as a bus master when attached to a bus to which only the master die is directly connected. The use of a common wafer design minimizes cost of manufacture of chips destined to be stacked as 3D integrated circuits.
展开▼