首页> 外国专利> MASK PATTERN FOR SEMICONDUCTOR DEVICE FABRICATION, METHOD OF FORMING THE SAME, AND METHOD OF FABRICATING FINELY PATTERNED SEMICONDUCTOR DEVICE

MASK PATTERN FOR SEMICONDUCTOR DEVICE FABRICATION, METHOD OF FORMING THE SAME, AND METHOD OF FABRICATING FINELY PATTERNED SEMICONDUCTOR DEVICE

机译:用于半导体器件制造的掩膜图案,形成其的方法以及制造精细图案化的半导体器件的方法

摘要

Provided are a mask pattern including a silicon-containing self-assembled molecular layer, a method of forming the same, and a method of fabricating a semiconductor device. The mask pattern includes a resist pattern formed on a semiconductor substrate and the self-assembled molecular layer formed on the resist pattern. The self-assembled molecular layer has a silica network formed by a sol-gel reaction. To form the mask pattern, first, the resist pattern is formed with openings on an underlayer covering the substrate to expose the underlayer to a first width. Then, the self-assembled molecular layer is selectively formed only on a surface of the resist pattern to expose the underlayer to a second width smaller than the first width. The underlayer is etched by using the resist pattern and the self-assembled molecular layer as an etching mask to obtain a fine pattern.
机译:提供一种掩模图案,其包括含硅的自组装分子层,其形成方法以及制造半导体器件的方法。掩模图案包括形成在半导体基板上的抗蚀剂图案和形成在抗蚀剂图案上的自组装分子层。自组装分子层具有通过溶胶-凝胶反应形成的二氧化硅网络。为了形成掩模图案,首先,在覆盖衬底的底层上形成具有开口的抗蚀剂图案,以将底层暴露到第一宽度。然后,仅在抗蚀剂图案的表面上选择性地形成自组装分子层,以使底层暴露于小于第一宽度的第二宽度。通过使用抗蚀剂图案和自组装分子层作为蚀刻掩模来蚀刻底层,以获得精细的图案。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号