首页> 外国专利> Method of reducing stacking faults through annealing

Method of reducing stacking faults through annealing

机译:通过退火减少堆垛层错的方法

摘要

Accordingly, in one embodiment of the invention, a method is provided for reducing stacking faults in an epitaxial semiconductor layer. In accordance with such method, a substrate is provided which includes a first single-crystal semiconductor region including a first semiconductor material, the first semiconductor region having a 110 crystal orientation. An epitaxial layer including the first semiconductor material is grown on the first semiconductor region, the epitaxial layer having the 110 crystal orientation. The substrate is then annealed with the epitaxial layer at a temperature greater than 1100 degrees Celsius in an ambient including hydrogen, whereby the step of annealing reduces stacking faults in the epitaxial layer.
机译:因此,在本发明的一个实施例中,提供了一种用于减少外延半导体层中的堆叠缺陷的方法。根据这种方法,提供了一种基板,该基板包括具有第一半导体材料的第一单晶半导体区域,该第一半导体区域具有<110>晶体取向。在第一半导体区域上生长包括第一半导体材料的外延层,该外延层具有<110>晶体取向。然后在包括氢的环境中在大于1100摄氏度的温度下用外延层对衬底进行退火,由此退火的步骤减少了外延层中的堆叠缺陷。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号