首页> 外国专利> METHOD FOR MANUFACTURING A SIDEWALL CONTACT OF A SEMICONDUCTOR DEVICE USING A SELF-ALIGNED DAMASCENE PROCESS CAPABLE OF FORMING A JUNCTION REGION WITH UNIFORM DEPTH AND DOSE IN A SIDEWALL

METHOD FOR MANUFACTURING A SIDEWALL CONTACT OF A SEMICONDUCTOR DEVICE USING A SELF-ALIGNED DAMASCENE PROCESS CAPABLE OF FORMING A JUNCTION REGION WITH UNIFORM DEPTH AND DOSE IN A SIDEWALL

机译:使用能够在侧壁中形成具有均匀深度和剂量的接合区域的自对准的Damascene过程来制造半导体设备的侧壁接触的方法

摘要

PURPOSE: A method for manufacturing a sidewall contact of a semiconductor device using a self-aligned damascene process is provided to uniformly form the position and depth of a sidewall contact by forming a recess with uniform depth. ;CONSTITUTION: A plurality of active regions(201) including a first sidewall(S1) and a second sidewall(S2) are formed by etching a semiconductor substrate(21A). An insulation layer(26) is formed on the first sidewall and the second sidewall. An etch stop layer(28A) partially fills a space between the active regions. A recess is formed to expose the insulation layer formed on the first sidewall or second sidewall. The sidewall contact is formed to expose a part of the sidewall by selectively removing the insulation layer.;COPYRIGHT KIPO 2011
机译:目的:提供一种使用自对准镶嵌工艺制造半导体器件的侧壁接触的方法,以通过形成具有均匀深度的凹槽来均匀地形成侧壁接触的位置和深度。组成:通过蚀刻半导体衬底(21A)形成包括第一侧壁(S1)和第二侧壁(S2)的多个有源区(201)。在第一侧壁和第二侧壁上形成绝缘层(26)。蚀刻停止层(28A)部分填充有源区域之间的空间。形成凹槽以暴露形成在第一侧壁或第二侧壁上的绝缘层。通过有选择地去除绝缘层来形成侧壁接触,以暴露一部分侧壁。; COPYRIGHT KIPO 2011

著录项

  • 公开/公告号KR20110060750A

    专利类型

  • 公开/公告日2011-06-08

    原文格式PDF

  • 申请/专利权人 HYNIX SEMICONDUCTOR INC.;

    申请/专利号KR20090117437

  • 发明设计人 LEE SANG OH;

    申请日2009-11-30

  • 分类号H01L21/8242;H01L27/108;

  • 国家 KR

  • 入库时间 2022-08-21 17:51:46

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号