首页> 外国专利> DISK CONTROLLER CONFIGURED TO PERFORM OUT OF ORDER EXECUTION OF WRITE OPERATIONS

DISK CONTROLLER CONFIGURED TO PERFORM OUT OF ORDER EXECUTION OF WRITE OPERATIONS

机译:磁盘控制器配置为按顺序执行写操作

摘要

A hard disk unit includes a disk, a controller microprocessor, a host businterface, a buffer memory, a buffer memory controller, and a disk formatter.The bus interface receives write operations, and the buffer memory controllerstores the corresponding write operation data in the buffer memory in therelative order in which the operations are received. The buffer memorycontroller subsequently transfers the data of a write operation from thebuffer memory to the disk formatter, which formats the data and writes it tothe disk. The buffer memory controller controls read and write access to thebuffer memory. The buffer memory controller includes a set of addressregisters and a set of block count registers. The microprocessor loads theaddress registers with the addresses within the buffer memory of the data oftwo or more write operations. The microprocessor loads the block countregisters with the size, in blocks, of the corresponding operations. Themicroprocessor then issues a single command to the buffer memory controller totransfer the data identified by the address registers and block countregisters from the buffer memory to the disk formatter. The address registersand block count registers enable the buffer memory controller to transfer thedata of several write operations in any order. Previous buffer controllers aretypically capable of transferring the data of several write operations only inthe same order in which the data is stored in the buffer memory.
机译:硬盘单元包括磁盘,控制器微处理器,主机总线接口,缓冲存储器,缓冲存储器控制器和磁盘格式化程序。总线接口接收写操作,缓冲存储器控制器将相应的写操作数据存储在缓冲存储器中接收操作的相对顺序。缓冲存储器控制器随后从缓冲存储器到磁盘格式化程序,磁盘格式化程序将数据格式化并将其写入磁盘。缓冲存储器控制器控制对存储区的读写访问。缓冲存储器。缓冲存储器控制器包括一组地址寄存器和一组块计数寄存器。微处理器加载地址寄存器,其中数据的缓冲存储器中的地址两个或多个写操作。微处理器加载块计数以相应操作的大小(以块为单位)注册。的然后,微处理器向缓冲存储器控制器发出单个命令,以执行以下操作:传输由地址寄存器和块计数标识的数据从缓冲存储器向磁盘格式化程序注册。地址寄存器和块计数寄存器使缓冲存储器控制器能够传输任意顺序的多次写入操作的数据。以前的缓冲区控制器是通常只能够传输几个写操作的数据数据在缓冲存储器中的存储顺序相同。

著录项

  • 公开/公告号CA2418334C

    专利类型

  • 公开/公告日2012-01-24

    原文格式PDF

  • 申请/专利权人 QLOGIC CORPORATION;

    申请/专利号CA20012418334

  • 申请日2001-07-17

  • 分类号G11B5/00;G11B5/012;

  • 国家 CA

  • 入库时间 2022-08-21 17:20:57

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号