首页> 外国专利> Method for producing a recess channel array transistor using a mask layer etching selectivity of the silicon substrate is large

Method for producing a recess channel array transistor using a mask layer etching selectivity of the silicon substrate is large

机译:利用掩模层对硅基板的蚀刻选择性进行蚀刻的凹型沟道阵列晶体管的制造方法大

摘要

PROBLEM TO BE SOLVED: To provide a manufacturing method of a recess channel array transistor.;SOLUTION: A recess channel trench is formed by etching a silicon substrate and an isolated insulating film using a mask layer pattern which is higher in etching selectivity to the silicon substrate, then a gate insulating film and a recess gate stack are formed on the recess channel trench, after which source/drain are formed on the silicon substrate at both side walls of the recess gate stack to complete the recess channel array transistor. In the method, a depth of the recess channel trench is easily adjusted using the mask layer pattern which is higher in etching selectivity to the silicon substrate when the recess channel trench is formed, and etching uniformity of the silicon substrate is improved.;COPYRIGHT: (C)2005,JPO&NCIPI
机译:解决的问题:提供一种凹陷沟道阵列晶体管的制造方法;解决方案:通过使用对硅的蚀刻选择性更高的掩模层图案蚀刻硅基板和隔离的绝缘膜来形成凹陷沟道沟槽。然后,在凹槽沟道上形成栅绝缘膜和凹槽栅叠层,然后在硅衬底上在凹槽栅叠层的两个侧壁上形成源/漏,以完成凹槽沟道阵列晶体管。在该方法中,使用掩模层图案容易地调整凹槽沟道的深度,该掩模层图案在形成凹槽沟道时对硅基板的蚀刻选择性较高,并且提高了硅基板的蚀刻均匀性。 (C)2005,日本特许厅

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号