首页> 外国专利> Method for manufacturing a power device being integrated on a semiconductor substrate, in particular having a field plate vertical structure and corresponding device

Method for manufacturing a power device being integrated on a semiconductor substrate, in particular having a field plate vertical structure and corresponding device

机译:用于制造集成在半导体衬底上,特别是具有场板垂直结构的功率器件的方法和相应的器件

摘要

An embodiment of a method for manufacturing a power device integrated on a semiconductor substrate. The method includes photo-lithography and etching of an epitaxial layer for the formation of at least one deep trench; deposition of a dielectric layer with partial filling of the at least one trench; complete filling of the at least one trench with a layer of sacrificial material; selective etching of the dielectric layer with consequent retrocession below the layer of sacrificial material; selective etching of the layer of sacrificial material with consequent formation of an empty region within the at least one trench; and growth of a layer of gate oxide; formation of at least one gate region, of at least one buried source region, of at least one body region and of at least one source region.
机译:用于制造集成在半导体衬底上的功率器件的方法的实施例。该方法包括光刻和蚀刻外延层以形成至少一个深沟槽;至少部分地填充至少一个沟槽的电介质层的沉积;用牺牲材料层完全填充至少一个沟槽;选择性蚀刻介电层,并在牺牲材料层下方进行光罩;选择性蚀刻牺牲材料层,从而在至少一个沟槽内形成空区域;以及栅极氧化层的生长;形成至少一个栅极区,至少一个掩埋源极区,至少一个体区和至少一个源极区。

著录项

  • 公开/公告号US8558305B2

    专利类型

  • 公开/公告日2013-10-15

    原文格式PDF

  • 申请/专利权人 FABIO ZARA;

    申请/专利号US20100974778

  • 发明设计人 FABIO ZARA;

    申请日2010-12-21

  • 分类号H01L29/66;

  • 国家 US

  • 入库时间 2022-08-21 16:47:28

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号