首页> 外国专利> Methods, apparatus and computer program products for fabricating masks and semiconductor devices using model-based optical proximity effect correction and lithography-friendly layout

Methods, apparatus and computer program products for fabricating masks and semiconductor devices using model-based optical proximity effect correction and lithography-friendly layout

机译:使用基于模型的光学邻近效应校正和光刻友好的布局制造掩模和半导体器件的方法,装置和计算机程序产品

摘要

Design rules for circuit patterns of a semiconductor device are identified, and schematic layouts of the circuit patterns are generated according to the design rules. Lithography friendly layout (LFL) circuit patterns are generated from the schematic layouts. Target layout circuit patterns are generated from the LFL circuit patterns. Optical proximity effect correction (OPC) is performed on the target layout circuit patterns to generate OPC circuit patterns. A mask is fabricated from the OPC circuit patterns, and may be used fabricate a semiconductor device.
机译:确定用于半导体器件的电路图案的设计规则,并根据该设计规则生成电路图案的示意性布局。从原理图布局生成光刻友好布局(LFL)电路图案。目标布局电路图案是从LFL电路图案生成的。对目标布局电路图案执行光学邻近效应校正(OPC),以生成OPC电路图案。由OPC电路图案制造掩模,并且可以将其用于制造半导体器件。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号